FPGA: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
(→Cartes) |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 4: | Line 4: | ||
==Cartes== |
==Cartes== |
||
* [[Papilio]] (Xilinx Spartan 3E) |
* [[Papilio]] ([[Xilinx]] Spartan 3E) |
||
* ARM Cortex A9 + [[Xilink]] Zynq-7000 (Linux distribution http://xillybus.com/xillinux) |
|||
** [http://www.zedboard.org ZedBoard et MicroZeb] |
|||
** [[Digilent ZYBO Zynq-7010 FPGA]] |
|||
* Stratix |
* Stratix |
||
* Arria |
* Arria |
||
* Cyclone |
* Cyclone |
||
** [http://www.adafruit.com/products/451 DE0 Nano (Altera Cyclone IV FPGA)] |
|||
* MAX |
* MAX |
||
| Line 13: | Line 17: | ||
* FAQ & listes http://www.fpga-faq.com/FPGA_Boards.shtml |
* FAQ & listes http://www.fpga-faq.com/FPGA_Boards.shtml |
||
* OpenCores http://opencores.com/project : listes de cores de processeurs et coprocesseurs synthétisables sur FPGA |
* OpenCores http://opencores.com/project : listes de cores de processeurs et coprocesseurs synthétisables sur FPGA |
||
* VHDL Primer http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html |
|||
Latest revision as of 11:58, 15 August 2014
field-programmable gate array http://en.wikipedia.org/wiki/Field-programmable_gate_array
Architecture matérielle reconfigurable (dynamiquement) pour synthètiser un processeur/coprocesseur cible.
Cartes
- Papilio (Xilinx Spartan 3E)
- ARM Cortex A9 + Xilink Zynq-7000 (Linux distribution http://xillybus.com/xillinux)
- Stratix
- Arria
- Cyclone
- MAX
Liens
- FAQ & listes http://www.fpga-faq.com/FPGA_Boards.shtml
- OpenCores http://opencores.com/project : listes de cores de processeurs et coprocesseurs synthétisables sur FPGA
- VHDL Primer http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html